Physical Verification Application Engineer

Company: Intel Corporation
Location: Santa Clara
Posted on: March 22, 2025

Job Description:

Physical Verification Application Engineer page is loadedPhysical Verification Application EngineerApply locations: US, Arizona, Phoenix; US, Oregon, Hillsboro; US, California, Santa ClaraTime type: Full timePosted on: Posted 21 Days AgoTime left to apply: End Date: April 30, 2025 (30+ days left to apply)Job requisition id: JR0272754Job Details:Job Description:Do Something Wonderful!The world is transforming, and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.As an integral part of Intel's new Integrated Device Manufacturer 2.0 (IDM2.0) strategy, we are establishing Intel Foundry, a fully vertical, stand-alone foundry business, reporting directly to the CEO. Intel Foundry will be a world-class foundry business and major provider of US and European-based capacity to serve customers globally.Foundry Services is already engaged with customers today starting with our existing foundry offerings. We are expanding at a torrid pace to include our most advanced technologies, which are ideal for high-performance applications, and they are completely dedicated to the success of its customers with full profit and loss responsibilities. Using this model will ensure that our foundry customers' products receive our utmost focus in terms of service, technology enablement, and capacity commitments.Foundry Services will be differentiated from other foundries with a combination of leading-edge packaging and process technology, committed capacity in the US and Europe, and a world-class IP portfolio that customers can choose from, including x86 cores, graphics, media, display, AI, interconnect, fabric and other critical foundational IP's, along with Arm and RISC-V ecosystem IP's. Foundry Services will also provide access to silicon design services to help our customers seamlessly turn silicon into solutions, using industry standard design packages.The Aerospace, Defense and Government (ADG) - Foundry Application and Solutions Engineer provides technical support to Intel Foundry Services customers on layout verification and parasitic extraction:

• Collaborate with internal teams across Intel and external stakeholders such as foundry customers' design teams, IP providers, and EDA vendors on Physical and layout Design rules and extraction issue resolution.
• Create content, application notes and deliver technical training/presentations.
• Drive quality of design kits, documentation, and assist in tearing down barriers to successful customer design tape-outs.The ideal candidate will have the following skills in addition to the qualifications listed below:
  • Self-driven and results-oriented, capable of effectively working multiple tasks.
  • Analytical problem-solving skills.
  • Effective communication skills, as well as experience in collaboration, listening and providing feedback.Qualifications:Minimum Qualifications
    • US Citizenship required.
    • Ability to obtain a US Government Security Clearance.
    • Bachelor's degree in Electrical / Computer Engineering, Computer Science, or in a STEM related field of study.
    • 5+ years of experience with advanced CMOS processes (22nm and below).
    • 4+ years of experience in layout verification EDA tools.
    • 4+ years of experience in scripting languages like Python, Perl, Tcl, and/or shell scripting.Preferred Qualifications
      • Active US Government Security Clearance with a minimum of Secret level.
      • Post Graduate degree in Electrical / Computer Engineering, Computer Science, or in a STEM related field of study.
      • Hands-on experience in one or more areas (LVS, DRC, ERC, PERC).
      • Experience with major layout editing EDA tools and flows such as ICV, Calibre and Pegasus EDA tools.
      • Experience in parasitic extraction using StarRC, Quantus, and xACT EDA tools.
      • Rule deck coding experience in ICV, Calibre or Pegasus EDA tools.
      • Experience in providing technical direction to engineering teams, including but not limited to customer support, driving methodologies to streamline design work.
      • Customer facing experience.Job Type:Experienced HireShift:Shift 1 (United States of America)Primary Location:US, Arizona, PhoenixAdditional Locations:US, California, Santa Clara; US, Oregon, HillsboroBusiness group:Intel Foundry is dedicated to transforming the global semiconductor industry by delivering cutting-edge silicon process and packaging technology leadership for the AI era. As stewards of Moore's Law, we innovate and foster collaboration within an extensive partner ecosystem to advance technologies and enable our customers to design leadership products. Our strategic investments in geographically diverse manufacturing capacities bolster the resilience of the semiconductor supply chain. Leveraging our technological prowess, expansive manufacturing scale, and a more sustainable supply chain, Intel Foundry empowers the world to deliver essential computing, server, mobile, networking, and automotive systems for the AI era. This position is part of the Foundry Services business unit within Intel Foundry, a customer-oriented service organization that is dedicated to the success of its customers with full P&L responsibilities. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments.Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits:We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here:Annual Salary Range for jobs which could be performed in the US:$169,820.00-$239,750.00Salary range dependent on a number of factors including location and experience.Work Model for this RoleThis role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.
        #J-18808-Ljbffr

Keywords: Intel Corporation, Santa Clara , Physical Verification Application Engineer, Engineering , Santa Clara, California